Increasing hardware variability in newer integrated circuit fabrication technologies has caused corresponding power variations on a large scale. These variations are particularly exaggerated for idle power consumption, motivating the need to mitigate the effects of variability in systems whose operation is dominated by long idle states with periodic active states. In systems where computation is severely limited by anemic energy reserves and where a long overall system lifetime is desired, maximizing the quality of a given application subject to these constraints is both challenging and an important step toward achieving high-quality deployments. This work describes VaRTOS, an architecture and corresponding set of operating system abstractions that provide explicit treatment of both idle and active power variations for tasks running in real-time operating systems. Tasks in VaRTOS express elasticity by exposing individual knobs-shared variables that the operating system can tune to adjust task quality and, correspondingly, task power, maximizing application utility both on a per-task and on a system-wide basis. We provide results regarding online learning of instance-specific sleep power, active power, and task-level power expenditure on simulated hardware with demonstrated effects for several prototypical applications. Our results on networked sensing applications, which are representative of a broader category of applications that VaRTOS targets, show that VaRTOS can reduce variability-induced energy expenditure errors from over 70% in many cases to under 2% in most cases and under 5% in the worst case. 
INTRODUCTION
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Per-instance power variations are particularly exaggerated for idle power consumption, motivating the need to mitigate the effects of variability in systems whose operation is dominated by long idle states. Figure 1 provides more insight into the matter: the International Technology Roadmap for Semiconductors (ITRS) predicts as much as 600% variation in static (idle) power and over 100% in total power by the year 2022 [ITRS 2010] . One domain that stands to benefit from research into combatting hardware variation is that of low-power embedded systems and low-power sensors, where the application is often that of sensing, routing, or processing data.
In systems where computation is severely constrained by anemic energy reserves and where a long overall system lifetime is desired, maximizing the utility of a given application subject to these constraints is both challenging and an important step toward achieving high-quality deployments. Currently, developers assume some power consumption model prior to deployment, and this can have several undesired effects. Underestimation of system power consumption can lead to a reduction in lifetime, which will eventually impact quality of service, while guardbanding against worstcase power consumption by using overly conservative estimates can reduce application quality for the entirety of the lifetime. The potential solution space is shown in Figure 2 , where the optimal solution is one that maximizes quality without decreasing lifetime. Furthermore, the distribution of power in systems composed of multiple heterogeneous tasks is oftentimes fixed in software prior to deployment as well, placing the burden of optimizing energy usage on developers who may remain oblivious to variations in power consumption altogether.
Perhaps the most widely used and most effective strategies for extending the lifetime of energy-constrained systems are those based on controlling the ratio of system active time to total system time, or duty cycling a system. Duty-cycled systems take advantage of the disparity between active and idle power consumption, greatly increasing the lifetime of systems where latency and throughput constraints can be relaxed. Because of temperature and instance dependencies in power consumption, however, arriving at an optimal system-wide duty cycle ratio to achieve a lifetime goal given an energy constraint is difficult to do without a priori knowledge of instance-specific power models and temperature statistics for the target deployment location [Wanner et al. 2012] . Furthermore, applications involving more than one task necessitate notions of fairness and utility-specifically, how should active processor time be distributed between each task so as to maximize the utility of the application and still meet the desired lifetime goal?
In this work, we explore the interplay between variable active and idle power consumption, deployment-specific temperature profiles, and multiple heterogeneous tasks. Specifically, we seek an answer to the question posed earlier; in an environment where power and temperature are measurable quantities, we seek an optimal strategy for distributing energy between arbitrary tasks in order to maximize application utility. In answering these questions, we introduce the notion of task knobs. These knobs offer both a way for tasks to express elasticity in terms of utility and processing time and a way in which an operating system can fine-tune task energy consumption. Developers provide bounds on the values that each knob can assume and decide in what ways each knob is used, but optimization of these knob values is offloaded to the operating system and is done at runtime after accurate power and computational models have been constructed. These operating system abstractions are implemented in VaRTOS, a variability-aware operating system built as an extension to an open-source embedded operating system. In order to evaluate the abstractions and architectures that make up VaRTOS, we use custom variability extensions to a popular hardware simulation suite.
Our contributions include the following:
-We develop an architecture for modeling and optimizing per-task energy consumption at the operating system level, allowing for tunable quality and, correspondingly, accurate lifetime achievement in the face of variability. -We provide a tool for evaluating the effects of power variation, environmental temperature, and additional constraints on the quality of user-defined applications composed of multiple tasks prior to system deployment. -We evaluate VaRTOS, a variability-aware embedded OS that requires a modest 6.8 kB of flash memory and 518 bytes of RAM -We evaluate the effects of VaRTOS on several prototypical case studies, using a modified version of the QEMU simulation suite [Bellard 2005 ]. Our results show that VaRTOS can reduce energy consumption error to below 2% in most cases, while strategies that assume worst-case power consumption have greater than 70% error in many cases.
RELATED WORK
Hardware-level approaches to address variability have included statistical design approaches [Neiroukh and Song 2005; Datta et al. 2005; Kang et al. 2006] , postsilicon compensation and correction [Gregg and Chen 2007; Khandelwal and Srivastava 2007; Tschanz et al. 2002] , and variation avoidance [Choi et al. 2004; Ghosh et al. 2007 ]. Furthermore, variation-aware adjustment of hardware parameters (e.g., voltage and frequency), whether in the context of adaptive circuits (e.g., [Borkar et al. 2003; Ghosh et al. 2007; Agarwal et al. 2005] ), adaptive microarchitectures (e.g., [Sylvester et al. 2006; Ernst et al. 2003; Meng and Joseph 2006; Tiwari et al. 2007 ]), or software-assisted hardware power management (e.g., [Dighe et al. 2010; Chandra et al. 2009; Teodorescu and Torrellas 2008] ), has been explored extensively in the literature. While low-level treatment of hardware variation is a necessary step forward, application-and process-level adaptations have proven to be effective methods for combating variation as well. The range of actions that software can take in response to variability includes altering the computational load by adjusting task activation; using a different set of hardware resources (e.g., using instructions that avoid a faulty module or minimize use of a power-hungry module); changing software parameters (e.g., tuning software-controllable variables such as voltage/frequency); and changing the code that performs a task, either by dynamic recompilation or through algorithmic choice. Examples of variability-aware software include video codec adaptation [Pant et al. 2012] , memory allocation [Bathen et al. 2012] , procedure hopping [Rahimi et al. 2012] , and error-tolerant applications [Cho et al. 2012] . In embedded sensing, Matsuda et al. [2006] and Garg and Marculescu [2007] provide lifetime analyses for wireless sensor networks when considering variability power models, offering insights into what such systems stand to gain from explicit treatment of hardware variation. Garg and Marculescu estimated that a 37% system lifetime improvement could be achieved through redundancy efforts that totaled a 20% increased deployment cost.
This work attempts to mitigate and exploit variations in power consumption through the management of elasticity in application quality by a variability-aware real-time scheduler. Energy and longevity management in wireless sensor networks and lowpower embedded systems in general has long been an active area of research. Most previous work in this field, however, ignores the effects of power variations. Of these variability-agnostic techniques, many have focused on the tradeoff between energy and utility or performance. For example, Baek and Chilimbi [2010] and Ghasemzadeh et al. [2012] represent attempts at making quality energy proportional and tunable. Specifically, Baek and Chilimbi [2010] introduce an architecture that allows developers to specify multiple versions of functions whereby the operating system can sacrifice quality when possible to reduce computational costs. Similarly, Ghasemzadeh et al. [2012] propose tunable feature selection for wearable embedded systems, where less accurate feature computation can be used at the cost of inference quality. In real-time systems, Liu et al. [1994] represent one of many efforts at using approximate computing to save energy where marginal losses in quality can be afforded. In ECOSystem [Zeng et al. 2002] and Cinder [Rumble et al. 2009] , energy resources are periodically distributed to tasks that must spend the resources to perform system calls. In these systems, applications adjust their computational load according to energy availability. Our work differs from previous approaches in that applications need not manage energy directly but instead expose their elasticity in the form of a variable knob that is controlled by the operating system scheduler. Power consumption characteristics for each individual task are learned over time, and the system maximizes quality of service across tasks in a variability-aware fashion.
This work is closely related to that of Wanner et al. [2012] . There, the authors describe a method for calculating a system-wide optimal duty cycle ratio given known models for active and idle power as well as probability density functions for deployment temperatures. Here we provide an extension to the work in Wanner et al. [2012] , showing methods for online learning of power models and providing notions of utility in multitask applications.
POWER VARIABILITY
As fabrication technologies improve and feature sizes decrease, hardware variation plays an increasingly important role in determining the power consumption and therefore lifetime of computer systems. This variation can be attributed to manufacturing (due to scaling of physical feature dimensions faster than optical wavelengths and equipment tolerances [Bernstein et al. 2006; Cao et al. 2002] ), environment (e.g., voltage and temperature), aging (e.g., due to negative bias temperature instability [Zheng et al. 2009]) , and vendors (multisourcing of parts with identical specifications from different manufacturers).
Power consumption in an embedded processor can be classified as either active power or sleep (idle) power. Active power includes switching and short circuit power and can be modeled as in Rabaey et al. [1996] and Veendrick [1984] : where C is the switching capacitance, V dd is the operating voltage, f is the clock frequency, η is a technology-and design-dependent parameter, V thn is the threshold voltage for NMOS, and V thp is the threshold voltage for PMOS. The threshold voltage V thp is subject to wearout due to negative bias temperature instability (NBTI) as described in Chen et al. [2012] , Bhardwaj et al. [2006] , and Wang et al. [2007] . Sleep power can be modeled as
where I sub is the subthreshold leakage current and I g is the gate leakage current. Subthreshold leakage current models can be derived from the device model in UC Berkeley Device Group [2013] , and simplified to extract its temperature and voltage dependency:
where T is temperature in Kelvin and {a 1 , a 2 , a 3 } are empirically fitted parameters that capture part-to-part variations. Gate leakage current is defined in as:
where a 4 and a 5 are empirically fitted parameters.
While the large baseline in active power consumption relative to idle power consumption amortizes variations to some degree (Wanner et al. [2012] cite a 10% variation in active power while Balaji et al. [2012] cite between 7% and 17% variation), the low baseline in idle power consumption renders it highly susceptible to fabrication-induced variations (Wanner et al. [2012] report a 14 times range in measured idle power across 10 instances of ARM Cortex M3 processors in 130nm technology).
In this work, we use 45nm process technology and libraries as our baseline for evaluation. Power model parameters are fitted to the SPICE simulation results of an inverter chain using the device model given in the technology libraries. The final power values are normalized to the measured data obtained from an M3 test chip using the same technology. Figure 3 shows active and sleep power across temperature for three instances representing the range of power variation for this technology (nominal, worst case, and best case). At room temperature, there is approximately 6 times variation in sleep power consumption between the worst-and best-case instances. This magnitude of variation matches measurements with off-the-shelf embedded class processors fabricated in 130nm shown in Wanner et al. [2012] , and hence represents a conservative estimation of the variation that may be found in processors in newer technologies.
Power consumption in energy-constrained embedded systems is often dominated by time spent in an idle state. Consequently, the lifetimes of these systems can be widely variant due to instance-to-instance variation in idle power, resulting in either premature system death or suboptimal system quality and an energy surplus.
OPTIMIZING UTILITY WITH VARIABLE HARDWARE
One way to combat increasing power variability is for an application to decrease or increase quality, thereby decreasing or increasing energy consumption. In this section, we explore an architecture for adapting quality when applications have some degree of elasticity-that is, when quality is not a hard constraint. This will be accomplished by introducing task knobs-task-specific expressions of quality and power elasticity.
Task Modeling
We start by introducing an application as a set of N tasks denoted τ i , i ∈ {1, . . . , N}, where each task represents a periodic application subprocess. We associate with each task and with the application as a whole a utility u i (or u sys for the entire application) with the understanding that utility represents some notion of quality that the user is interested in. While some efforts espouse an architecture wherein each u i is defined by an arbitrary function (e.g., [Baek and Chilimbi 2010] ), we advocate a simplified model where the OS constructs u i based on a few key inputs from the developer. In doing so, we assume that u i is a monotonically nondecreasing function of the active computational time for τ i denoted t a,i or, equivalently, the duty cycle ratio specific to τ i denoted d i and defined as d i = t a,i /(t a,i + t s,i ), where t s,i is the amount of time that τ i is inactive. These variables along with additional key variables used throughout the text are summarized in Table I .
Task Knobs: In order to tune the active time used per task and thus the task-specific duty cycle ratio d i , we introduce the notion of task knobs. In practical terms, a task knob is a variable that will govern either (1) the period of a task or (2) the frequency with which a task is activated. We argue that a large portion of tasks found in embedded applications will fall into one of these two classes, and those that require both frequency and period modulation can often be divided into two legal subtasks coupled with interprocess communications. For example, tasks that fall under class 1 include variablelength sensing tasks, tasks that listen for inbound communication, and variable-length processing chains. Those that fall under class 2 include variable frequency transmission, variable frequency sensor sampling, time synchronization handshaking, control and actuation events, and more.
We define task knobs, denoted k i ∈ Z + , such that increasing k i will increase t a,i , d i , and, consequently, u i . Task knobs are created by passing a variable address to the OS, allowing direct manipulation of knob values by an optimization routine. In addition, the developer specifies a minimum and maximum knob value, k i,min and k i,max . The value k i,min specifies the minimum value of k i that yields a nonzero utility. Below this value, a task offers no utility. The value k i,max specifies a value after which increasing k i further will yield no added utility.
Generating Utility Curves: Changing each knob value k i will cause a corresponding change in duty cycle ratio d i based on the nature of τ i . In general, utility functions u i = f (d i ) can be arbitrary. In practice, however, increasing the duty cycle of a task indefinitely will lead to diminishing returns on overall system utility. Because of this, we use a general model of utility based on the convex portion of a logistic function. The characteristic s-like curve of logistic functions offers a convenient form for modeling diminishing returns on d i . Given k i,min and k i,max as well as a mapping from k i to d i (to be discussed later), we can construct a utility function
The convex portion of the logistic function can be isolated by choosing u i to be of the particular form 
Finally, each utility curve can be arbitrarily increased or decreased by a priority scalar p i ∈ R + for tasks with intrinsically higher or lower utility than others. This offers a level of customizability in addition to specifying k i,min and k i,max , allowing the developer to give preference to one task over another. Figure 4 shows three example utility curves corresponding to three tasks with various priorities and duty cycle ranges (resulting from various k i,min and k i,max ).
Because the developer is free to use the knob k i for each task as desired, the function mapping k i to active time t a,i and thus d i is not known a priori. Instead, the transformation K i that maps k i to d i is assumed linear and is learned through regression at runtime. Should the developer misuse k i in a way that is nonlinear or that results in nonincreasing values of t a,i , the linear model will introduce errors that will affect the optimization process. Dividing active time accumulated per task by a fixed supervisory time interval t super yields task-specific duty cycle ratios, d i .
Maximizing Application Utility
Given the set of tasks {τ 1 , . . . , τ N }, our ultimate goal is to optimize u sys = N i=1 u i , the overall system utility. That is, we seek a solution to the convex optimization problem
subject to:
where T min and T max are the minimum and maximum temperatures for a given location,
is the vector of task knobs; and L is a mapping from k k k to power consumption. This mapping is assumed linear for a given temperature T . The parameters E and L are the energy budget and desired lifetime as specified by the user and resulting in an average power goal,P. In general, L is a function of temperature, and thus summing over the range of temperatures [T min T max ] and scaling by the probability mass function of each temperature f T (obtained by discretizing temperature T into bins a priori as described in Section 5.4) give the predicted power consumption corresponding to the knob vector k k k. When using external peripherals (such as radios, analog-to-digital converters, and flash storage), L incorporates both external power and internal power (i.e., power consumed by the processor). In the remainder of this article, we will focus on optimizing utility when L includes the power consumption of the processor alone. We leave inclusion of peripheral power models as a natural and straightforward extension to the proposed architecture. We shift our focus now from that of optimizing utility with a power constraint to that of optimizing utility with a duty cycle constraint. In other words, power consumption of the system as a whole can take on values in the range [P s (T )P a (T )] for a given temperature T dictated by the overall system duty cycle ratio,
Again, both P s and P a are functions of temperature so that, replacing L with the processor power models, the optimization problem becomes
Here we have replaced the knob vector k k k with the duty cycle vector d d d similarly defined. The system-wide duty cycle can be arrived at if we know a priori the future environmental temperatures, the function mapping temperature to sleep power P s (T ), and the function mapping temperature to active power for a given task P a,i (T ). For most embedded class processors, active power consumption does not vary significantly across instructions so that the task-specific P a,i (T ) can be replaced by a system-wide P a (T ). Following from Equation (8), the optimal (maximum) system-wide duty cycle d * sys ∈ [0, 1] can be formulated as a maximization over a variable d:
subject to: 
Under practical conditions as outlined in Wanner et al. [2012] , a close approximation for the optimal solution to Equation (9) can be obtained algebraically using Equation (10), where we have introduced the temperature-averaged power quantitiesP s andP a :
Given d * sys , we now seek an efficient solution to Equation (8). Because we have chosen u i to be a logistic function, we can use a greedy approach when optimizing utility. The optimization routine will be a two-step process: (1) attempt to assign the minimum duty cycle d i,min = K i [k i,min ] needed for each task in order of decreasing priority, and (2) continue distributing computational time in small increments to those tasks yielding the largest marginal utility until no active computational time is left. This process is outlined in Algorithm 1. Duty cycle is incrementally added by a small fraction δ (chosen sufficiently small to ensure accuracy) to those tasks with the largest marginal utility defined as
until d * sys as calculated from Equation (10) is exhausted. Figure 5 shows an example of the utility maximization algorithm for two example tasks with the total system duty cycle on the x-axis and utility on the y-axis. At point (a), k 1,min is met and task 1 begins to receive active time. At point (b), task 1 begins to plateau as mu 1 diminishes. At point (c), both k 1,min and k 2,min can be met; starting with task 1 with the highest mu, utility is 
VARTOS, THE VARIABILITY-AWARE REAL-TIME OPERATING SYSTEM
In this section, we outline the implementation of the architecture and algorithms presented in Section 4 as a series of extensions to an existing real-time operating system (RTOS). The results shown use a modified version of the FreeRTOS operating system [FreeRTOS Project 2013] , though the architecture is easily applied to other embedded operating systems as well. The design of VaRTOS must accomplish several key aspects of Section 4 while remaining lightweight and energy efficient. In particular, VaRTOS includes the following functionality: (1) a method for online modeling of P s (T ) and P a (T ), (2) a method for online modeling of K i , (3) OS-level control over task knobs {k 1 , . . . , k N }, and (4) a tool for evaluating the effects of user inputs {k i,min , k i,max , p i , E, L} as well as deployment location (temperature profile). We will describe each of these subsystems in detail next, with various prototypical case studies discussed in Section 8.
Online Modeling of Sleep and Active Power
As discussed in Section 3, both sleep power and active power are nonlinear functions of temperature. The vast majority of this nonlinearity comes from leakage and subthreshold currents that dominate in P s . In general, modeling these nonlinear curves could prove difficult with limited resources and without, in many cases, fully fledged math libraries. For example, nonlinear regression is often performed as an optimization problem using a specialized library such as NLopt, requiring more than 300kB of program space in order to do even rudimentary optimization routines [NLopt Project 2013] and prohibiting its use in many low-power platforms. Fortunately, the models in Section 3 describing P s result in a function that is very closely exponential. Knowledge of the shape of this function allows us to linearize the model, which in turn allows the use of linear regression to accurately model P s . Specifically, linear regression is run on log(P s ), giving offset b s and slope m s . The desired sleep power model is likewise computed as P s (T ) ≈ exp(b s + m s T ). After P s (T ) has been computed, P a (T ) can be modeled by subtracting P s (T ) from active power measurements and continuing with a second linear fit.
The error between the models described in Section 3 and the linear approximation methods described earlier is shown in Figure 7 for three separate power instances representing the best case (BC), nominal case (NC), and worst case (WC) for a 45nm Cortex M3 processor-(a) shows the sleep power model with the corresponding error in (b), and (c) shows the active power model with the corresponding error in (d). For the linear approximation of P s on the temperature range [−20
• C, 100
• C], the worstcase error is around −15%, while on a temperate range of [0 • C, 80
• C], the worst-case error is around 5%. For most temperature profiles, this accuracy will be adequate, but deployments in extreme environments can experience the detriments of errors in the linear model of P s . Because of the added baseline in P a , the corresponding prediction error is drastically reduced-less than 2% across [−20
• C] for the best-case and nominal instances and less than 5% for worst case. These errors can be further reduced using nonlinear regression methods if the computational resources are not a limiting factor; for VaRTOS, we have chosen a lightweight design so that resource-constrained low-power processors-those that are likely to be used in long lifetime sensing taskscan easily perform the necessary computations.
Models for both P s and P a take some time to converge, before which an accurate prediction for the optimal duty cycle d * sys cannot be calculated. Convergence is aided by variations in temperature, giving a variety of points on the T → {P s , P a } curves, and hurt by noise variance in power sensors. For example, if our sensor for P s takes hourly measurements with additive white Gaussian noise ∼ N (0, 5μW), the percentage error of our model has reached a reasonable accuracy after 40 hours and is nearly fully converged after 60 hours. This is shown in Figure 8 for 190 different locations within the United States with between 1 and 9 years of hourly data in all locations and for processor instances with best-case, nominal-case, and worst-case power consumption. For the results that follow, both sleep and power models will be fit after 40 points (40 hours) of data have been collected.
Online Modeling of Task Computation
Active time per task t a,i can be measured in a number of ways (e.g., using hardware timer snapshots at the context swap level). Given a method for measuring t a,i , K i is arrived at by systematic perturbation of k i within the range
, where n is the number of points in the regression, kept sufficiently low (n = 4 in our case) to minimize memory footprint. Between each perturbation in k i , the task is allowed to run for a time period sufficiently long enough to accurately model tasks with infrequent activity or control-flow-dependent variations in execution time. In the applications presented here, this supervisory period is set at t super = 1 hour, meaning the mappings K i are calculated after 4 hours. Task duty cycles are calculated as d i = ( t a,i )/t super . Note that K i is a linear transformation from k i to d i and thus k i should translate linearly into active time for that task. In Section 8, we explore the effects of violating this assumption.
Many tasks are likely to make heavy use of interrupt subroutines (e.g., for analogto-digital conversion, radio transmission, serial communication, etc.). In order for this time to be accounted during the supervisory period, we provide functionality for assigning each subroutine to a particular task using a handle provided during task creation. For example, on entering a subroutine, the taskEnterISR(taskHandle) command is invoked with a matching taskExitISR upon finishing the subroutine. Again, as mentioned in Section 4.2, in some cases additional peripheral power will be expended during these subroutines. The metric t a,i reflects only processor power expenditure, and thus peripheral power usage must be modeled separately by modifying L i .
Controlling Task Active Time
In the same way that k i is perturbed to model K i in the previous section, k i is also commanded by the operating system to achieve d * i as calculated by Algorithm 1. Knob control is passed from user to operating system at task creation, making the full task creation call using the modified FreeRTOS kernel: xTaskCreate(TaskFunction, ''name'', StackSize, Priority, &TaskHandle, &TaskKnob, k_min, k_max, p_i); By its nature, TaskKnob serves as a discrete representation of k i and therefore introduces quantization errors into the optimization routine. In particular, the smaller the difference between k i,min and k i,max , the coarser the granularity of TaskKnob becomes and therefore the poorer the achievable resolution of d i becomes. As an extreme example, if k i,min = 1 and k i,max = 2, then TaskKnob can only take on one of two values and thus one of two d i values, perhaps far away from d * i . Similarly, even if TaskKnob is constructed in such a way that it has fine granularity, d * i might not be within the range
, task τ i consumes more energy than it is allotted and the system is likely to die prematurely. If d * i is greater than K i [k i,max ], however, it may simply mean that even though additional energy can be allotted to task τ i , no additional utility would be gained and so achieving a lifetime greater than L is acceptable.
Temperature Models
Equations (9) and (10) require that we know the temperature distribution f f f T in order to calculate d * sys and the individual task ratios {d * 1 , . . . , d * N }. We performed several simulations with results indicating that learning f f f T online is infeasible, as it takes the entirety of a year to develop an accurate histogram of the temperature values seen at a given location. Fortunately, similar simulations show that a very coarse representation of the temperature profile suffices for accurate calculations of d * sys , and furthermore temperature profiles change very little from year to year for a given location. Figure 9 shows how certain temperature models affect the error in predicting average power consumption for P s across the lifetime of the system (in this case, 1 year). The x-axis here represents the number of years of temperature data used to train the model before testing on a single year. Each line represents a certain number of bins used in a histogram representing f f f T for a given location. This figure makes two noteworthy points: first, the decreasing estimation error indicates that temperature profiles change very little from year to year, and because of this using multiple years to build f f f T only serves to decrease the prediction error in years to come; second, while a three-bin histogram is inadequate to fully represent the temperature profile for a given location, there is very little benefit in representing f f f T with more bins than five and even less so with more than 10. Because of this, for a given location we train with as many previous years as are available and we use a 10-bin histogram to represent f f f T .
User Programming Model
Much of the effort in creating VaRTOS is in making the process transparent to the developer and easing the burden of accounting for variable task power consumption. In addition to the challenges that come with embedded programming in general, developers need only provide the following information: (1) energy budget E measured in joules; (2) lifetime goal L measured in hours; (3) deployment location if it belongs in the VaRTOS database or corresponding coarse f f f T if not; and (4) k i,min , k i,max , and priority scaling factors p i .
Information required from the developer is therefore very minimal, though in many circumstances it is not readily apparent how different user inputs-particularly for knob values and priorities-will affect the operation of the system. In order to provide more intuition regarding the various parameters the developer is tasked with supplying, we have developed a simple tool in MATLAB as shown in Figure 10 . This tool allows the developer to specify an energy budget and lifetime goal to guide the optimization process. Developers further specify clock frequency, instance type, a certain geographical location, and the various tasks to be scheduled. Perhaps the most difficult part of this tool is in estimating how many cycles each task will take per knob value. This tool only gives a rough estimate of how the true deployment will behave, but it helps guide the developer's choices along the way.
Operation
In this section, we discuss the operation of VaRTOS from a broader perspective, using the state chart depicted in Figure 11 . To begin, the system is initialized with task creations, energy and lifetime specifications, and a location-specific temperature model. If at least one task has been created, the scheduler begins operation and we enter a model convergence state. While in this state, hourly temperature and power measurements are collected and knob values are incremented every t super seconds (see Section 5.2) to construct K i . The optimization routine cannot complete until both models have converged, after which linear regression and linearization are used to fit the knob-to-duty-cycle and temperature-to-power curves, respectively. This brings us to the optimization state. Here the various d * i are calculated as per Algorithm 1, and the corresponding knob values (calculated by inverting K i ) are assigned to the appropriate tasks. At this point, we begin steady-state operation in the "Scheduler Running" state. Potential reasons for leaving this state include task creation (necessitating learning the new task's K i and reoptimizing) or task deletion (requiring only reoptimization). Because the modeling tasks only run on an as-needed basis, these are implemented as OS tasks with null-valued knobs. This allows for easy suspension and resumption of these tasks as necessary.
The dashed line in Figure 11 represents an optional feedback error-checking mechanism that can help for online readjustment of poor initial power model construction (e.g., for cases where measurement of P s and P a is particularly noisy). This can be done by comparing true energy expenditure with predicted expenditure, if such a sensor exists, and using the error to apply proportional feedback, though we present no results regarding this extension in this article.
EXPERIMENTAL SETUP
We implemented VaRTOS as a series of architecture-independent extensions to FreeRTOS [FreeRTOS Project 2013] , a popular open-source real-time operating system. FreeRTOS provides typical operating system abstractions such as preemptive scheduling of multiple tasks, synchronization primitives, and dynamic memory allocation with low overhead and small memory footprint. For our evaluation, we use the TI Stellaris LM3S6965 port of FreeRTOS. The LM3S6965 is a microcontroller based on an ARM Cortex-M3 core and is representative of the low-power platforms targeted by VaRTOS.
VaRTOS relies on a temperature-and instance-dependent power model to perform its optimizations and requires appropriate sensors from its underlying hardware platform to build this model. Temperature sensors are typically embedded into most sensing platforms. Energy consumption and power in various processor modes may be measured directly (e.g., as in McIntire et al. [2006] ) or indirectly estimated from remaining battery capacity (e.g., with a "smart" battery or as in Lachenmann et al. [2007] ). Low-cost probes for variability vectors (including aging, frequency, and leakage power) may be embedded into processor cores and exposed to software as digital counters [Chan et al. 2012] .
We evaluate VaRTOS with a series of case study applications under different hardware instances and deployment scenarios (temperature profiles) across a lifetime of 1 year. Because it would be impractical to physically deploy these applications, we rely on VarEMU [VarEMU Project 2013] , a variability-aware virtual machine monitor.
VarEMU is an extension to the QEMU virtual machine monitor [Bellard 2005 ] that serves as a framework for the evaluation of variability-aware software techniques. VarEMU provides users with the means to emulate variations in power consumption in order to sense and adapt to these variations in software. In VarEMU, timing and cycle count information is extracted from the code being emulated. This information is fed into a variability model, which takes configurable parameters to determine energy consumption in the virtual machine. Through the use (and dynamic change) of parameters in the power model, users can create virtual machines that feature both static and dynamic variations in power consumption. A software stack for VarEMU provides virtual energy monitors to the operating system and processes. With the exception of the driver that interfaces with the VarEMU energy counters, VaRTOS running in VarEMU is unmodified from its version that runs on physical hardware.
When starting VarEMU, we provide a configuration file with parameters for the power model described in Section 3. For most test cases, we evaluate the system with three instances (nominal, best case, and worst case) as shown in Figure 3 . When necessary for the evaluation, further instances are generated according to SPICE simulation results as described in Section 3. We also provide a trace of temperature based on hourly temperature data from the National Climactic Data Center [(USCRN) 2012] for three locations: Mauna Loa, HI ("best case": mild temperature, very little variation), Sioux Falls, SD ("nominal case": average temperature and variation), and Death Valley, CA ("worst case": extreme temperature and variation). For every hour elapsed on the virtual machine, VarEMU reads a new line from the temperature trace file and changes the temperature parameter in the power model accordingly. In order to accelerate the simulation (which would otherwise run in real time), we use a time scale of 1:3,600, resulting in a total simulation time of approximately 2.5 hours for a lifetime of 1 year.
EVALUATION
In this section, we present results regarding the ability of VaRTOS to maximize utility by modification of task knob values as well as the corresponding error in energy consumption versus the specified energy budget. Finally, we evaluate the VaRTOS architecture in terms of both energy and memory overheads.
Minimizing Energy Consumption Error
In order to achieve accurate energy consumption to meet a lifetime goal, VaRTOS needs to be able to accurately achieve the overall system duty cycle d * sys . To test this, we constructed a simple application with only a single task containing a knob with fine granularity values. Then, using the tool shown in Figure 10 , we specified various values for E and L that would ideally lead to a particular d * sys for each of the power instance models (best, nominal, and worst case) as well as three temperature profile instances (harsh, medium, and mild). The target duty cycles were d * sys ∈ {0.002, 0.005, 0.01, 0.05, 0.1}, or from 0.2% up to 10%, and the resulting errors in energy consumption are shown in Figure 12 . Note that errors are larger in harsher environments, where any errors in the power models will be magnified. In the worst case, an error of 4.9% in energy consumption is seen for a harsh environment and for the worst-case power instance (far right plot in Figure 12 ). This means that, in the worst case, a 5% guard band in lifetime or in energy is necessary if the lifetime goal is to be treated as a hard constraint.
To give more intuition into what this error in energy consumption means, we compared energy consumption for tasks running in VaRTOS (modeling power on a perinstance basis) with those assuming "worst-case" power consumption. True worst-case power consumption is difficult to define, due to the long tail distribution for power across temperature. Because of this, we define worst-case power as the average power consumption for the worst-case instance from Section 6 across the temperature range [0
• C, 45
• C], particularly P s = 330μW and P a = 1.187mW. Figure 13 shows the disparity between the two. Without per-instance power modeling, energy consumption is in some cases over 70% off, and in only one case is it below 10% error. With per-instance power modeling using VaRTOS, the error has dropped to below 2% in most cases and around 5% in the worst case. Note that a positive percent error means a surplus in Fig. 13 . Errors in energy consumption for a single-task application for worst-case power assumptions and per-instance power modeling. energy after the lifetime has been met while a negative means an energy deficit (and likewise a premature death). Energy errors are mostly positive here because of the worst-case power assumption.
Similarly, Figure 14 shows the cause of this energy error disparity-the duty cycle ratio remains constant if worst-case power is assumed while it is allowed to vary when instance-specific power modeling is introduced. This will translate into an increase in the quality of service for a particular application (e.g., more data collected, a higher communication rate) by using what would have been surplus energy.
Utility and Oracle Comparison
The results in the previous section showed that VaRTOS is able to meet a given energy budget with low error, resulting in an accurate system lifetime. In Section 4, we argued that spending would-be surplus energy will increase system utility. In this section, we substantiate this claim by comparing the utility of the single task app running in VaRTOS to that of an all-knowledgeable oracle system. Unlike the true VaRTOS system, the oracle system is allowed the following privileges: (1) complete knowledge of the temperature profile for the test year, (2) perfect knowledge of task behavior (i.e., K i ), (3) full accuracy models for P s and P a , and (4) zero overhead for optimization routines. Figure 15 shows the utilities for both the oracle and VaRTOS. In most cases, VaRTOS achieves within 10% of the oracle utility and is as much as 20% off in the worst case. Note that this comparison is specific to the construction of utility u i as defined in Equation (5), and other utility curves may cause variations in this metric.
Energy and Memory Overhead
Energy consumption by the various VaRTOS subsystems must be minimized in order to prevent worsening the very thing we are trying to correct. Similarly, the memory required for VaRTOS must be kept reasonably low in order to make it a viable option for resource-constrained platforms.
Memory Overhead: The amount of program memory (.text, .data) and volatile memory required for VaRTOS depends on the application that the developer is designing. As a baseline, VaRTOS requires a modest increase in the ".text" section over the vanilla FreeRTOS framework from 2.29kB to 6.80kB (a 4.51kB increase). This includes a lightweight library for math functions required for optimization routines (including exponential, logarithmic, and square root functions) as well as a preemptive scheduler. If a full math library needs to be used for the application itself, these functions can be replaced and the overhead amortized. In terms of volatile memory, an additional 24:18 P. Martin et al. 508 bytes baseline is required (480 bytes of this is due to the power learning procedure and, if the developer is so motivated, can be reused after the models have converged). An additional 46 bytes per task is also required for knob modeling and other parameters. Finally, the temperature profile is stored in program ROM as a constant array and consumes only 10 additional bytes.
Energy Overhead: The largest energy overhead in VaRTOS comes from the scheduler itself, which, if context swaps occur every 10ms, causes a baseline system duty cycle of 0.1%. This ratio can be decreased if coarser granularity context swaps are acceptable. The power consumption attributed to this 0.1% depends on the power consumption of the processor and the environmental temperature, but in the worst case, it consumes P os = 0.001·(1.187mW )+0.999·(330μW) = 331μW ≈ P s . In other words, the scheduler adds only marginal power consumption on top of the baseline sleep power.
Other potential energy-consuming processes attributed to VaRTOS, include knob modeling, power measurement and fitting, finding the optimal d * sys , and finding the optimal knob values. The amount of processing time spent in these tasks is negligible: reading power and temperature takes 250μs and occurs only 40 times over the course of a deployment (10ms total); knob perturbations take 48μs and occur 4·N times (for N tasks); performing a 40-point linear regression (for power curves and as an upper bound for modeling K i ) takes 40ms and occurs twice (P s and P a ) per deployment and once per task; finding d * sys takes 54ms and occurs once unless tasks are deleted and created after the initial optimization; and finally, finding optimal d * i and k * i values takes 345μs. In total, these added tasks consume less than 1mJ in the worst case for a 1-year deployment, a negligible overhead if our energy budget is 12,960 joules (two AAA batteries) as in the following section. Note, however, that (1) taking power and temperature measurements is likely to consume additional power for analog-to-digital conversions and (2) a more difficult calculation in energy overhead comes from the result of perturbing knob values in the modeling phase for K i . The latter depends on the nature and number of tasks, as well as the length of t super .
CASE STUDIES
We have shown in Section 7 that VaRTOS can accurately achieve a desired lifetime goal given an energy budget, and we made the claim that using would-be surplus energy will increase application performance. Here we provide several simulated case studies to illustrate this, using the same experimental setup described in Section 6 with additional virtual peripherals as needed. For these case studies, the energy budget is set at a constant 12,960 joules, corresponding roughly to that of two AAA batteries. In addition, the lifetime goal is set at 8,760 hours, or 1 year. Fig. 16 . Multiagent localization application: the square nodes with known location attempt to localize the unknown circle node through consensus.
Multiagent Applications
Oftentimes, a system is composed of multiple nodes connected by either wired or wireless communication. As an example, consider a network of eight nodes with wireless radio capabilities. Each node is capable of sensing a noisy measurement that corresponds roughly to the distance of some unknown object to the node, whose location is known. For example, these nodes could be taking audio measurements and inferring the distance of a vehicle traveling around a track. From these distance measurements, we would like to estimate the (x, y) coordinate of the unknown vehicle. This system is illustrated in Figure 16 , where the unknown object makes a counterclockwise path and the known sensor nodes take noisy measurements if the object is within their radius of observation, shown with dashed circles. Here the unknown object is traveling on a track of 300m circumference at the speed of 0.4km/h. The eight known nodes can "observe" a linear distance to the unknown node if it is within 80m. Each node operates two tasks: (1) a radio with a variable-frequency transmission and (2) a sensor that samples a variable number of points and averages the samples. Allowing the radio more active time will reduce the latency in reported estimates of the unknown node, while allowing the sensing task more time will generate more reliable estimates. The task priorities p i along with the tool described in Section 5.5 would help a developer give preference to one or the other. For the sake of our comparison, we keep the priorities the same and choose knob ranges to allow the sensor to average between 1 and 100 samples and to allow the radio to transmit anywhere from 10Hz to 0.1Hz. Because these peripherals are simulated, each task has been padded with NOP instructions in order to simulate work that an actual system might be doing. If we look at a 1,000-minute time slice of the estimation process as shown in Figures 17 and 18 , we see that the variance of the estimation error is much greater if we assume worst-case power and thus average fewer samples and much less if we use VaRTOS with instance-specific power models. When many samples are averaged, the noise is reduced and each estimate is the result of consensus between more reliable measurements. In other words, for the same lifetime specifications, the system using VaRTOS greatly outperforms the system that assumes worst-case power consumption. While the deployment assuming worst-case (Figure 16 ). When the unknown object comes within view of nodes with less reliable measurements, the estimation error is much poorer. Furthermore, the reduction in error variance when using VaRTOS does not come at the price of increased radio latency; the radio latency on the average will improve by using VaRTOS as well, as shown for the case of harsh temperature profiles in the resulting optimal task performance in Table II . The errors in energy consumption for this application are equivalent to those shown in Figure 13 , and thus we omit them here for the sake of brevity.
Prediction-Type Applications
We now move away from wireless sensor network applications and look at systems of just a single node. In particular, we consider an application where we would like to predict one quantity from another correlated but noisy quantity: in our case, we will predict velocity from position, perhaps again on a vehicle of some kind. Here our tool of choice will be the Kalman filter, as it has become such a widely used tool even for resource-constrained applications. We are interested in calculating an estimatev of the velocity v from measurements of the position, y, at various frequencies controlled again by a knob. The system evolves according to the simple state space recursion:
For our case, u k will be a sinusoidal velocity input, and the goal is forv to track this input. Intuitively, a faster sample rate for y k (meaning t changes in A as well) should give more accurate predictions ofv, because it is easier to predict states within the near future than it is to predict them in the distant future. The Kalman recursion itself is omitted here, but we note that the Kalman gain and error covariance matrices (commonly denoted K p,k and P k+1|k , respectively) have to be modified on a per-instance basis in order to accommodate the varying sampling period, t. Figure 19 shows an example of the velocity input, u k , as well as the estimated velocity as calculated by the Kalman filter on position y k . Here the position readings are subjected to additive white Gaussian noise ∼N (0, 50m), and likewise the Kalman estimation of velocity contains some noise as well. If we allow t to assume values within the range t ∈ [0.1 s, 10 s] by letting our knob vary as before, the quality of the estimatev will increase or decrease in accordance with energy surpluses and deficits, respectively. Figure 20 shows the error (RMSE) in estimating the velocity from noisy position measurements for systems assuming worst-case power and for those using instance-specific modeling with VaRTOS. As before, the x-axis represents combinations of power instances (best, nominal, and worst case) as well as temperature profiles (mild/best, medium/nominal, and harsh/worst). While the worst-case system has a constant error across all combinations, the VaRTOS results show a reduction in prediction error when additional work can be performed without sacrificing lifetime (i.e., those cases where weather and power instance result in a reduction in energy consumption over the worst case). This improvement can be as much as 42.5% in many cases.
Block Processing Applications
In some cases, a developer may have a number of signal processing (or similar) routines that would help to clean up or extract data from a particular signal. In most cases, the total number of potential sensor processing blocks is likely to be small, and more importantly, it is unlikely that each of these blocks will take the same time and thus the same power to complete. In other words, the functions K i that map knob values into duty cycles are no longer a very good fit, as the curve k i → d i is no longer linear. As an example, consider a system with two sensor streams, each with five potential sensing blocks that all increase the quality of the application as a whole. These tasks each take a distinct number of computer cycles to complete, as summarized in Table III . The cycles here have been arbitrarily chosen in part to show how VaRTOS responds to violations in architecture assumptions (linearity and granularity of task knobs). If we try to schedule these two tasks using VaRTOS with E = 12,960J and L = 8,760h as before, the resulting errors in energy consumption will be those shown in Figure 21 . In this case, the number of blocks executed using VaRTOS is on average 2.8 for sensor 1 and 3.5 for sensor 2, while worst-case power assumption resulted in one block between both sensors combined. In other words, while VaRTOS gives over a 64% signal processing improvement in this application, the errors in energy expenditure are on average much larger than the errors shown in Figure 13 ; indeed, they would be even larger had our cycle counts shown in Table III varied even more or had the number of blocks been even fewer than five. While VaRTOS can help reduce energy errors to some extent in applications similar to this multiblock signal processing example, care should be taken to ensure that the assumptions made in Section 4 are not completely ignored.
CONCLUSION
We developed an architecture for maximizing application quality while meeting lifetime and energy constraints in the face of power and temperature variation. We achieve this through application elasticity as defined by a knob-a tunable variable that increases the quality of a given task at the expense of increased power consumption. This knob serves to shape the utility curve of each task as well as offer a means by which the operating system can control the amount of active time and thus power given to individual tasks. We implemented online per-instance power modeling and task modeling in VaRTOS, a series of kernel extensions to the FreeRTOS operating system. Our simulations using VaRTOS show that we can accurately meet a specified lifetime goal with less than 2% error in most cases and less than 5% error in the worst case, whereas had we assumed worst-case power consumption, errors would range from 5% to over 70%. We further demonstrated the ease with which a developer can adopt the VaRTOS architecture; very minimal user input is required, and the effects of these inputs can be tested using a graphical task modeling tool. Finally, we presented case studies for multinode localization applications using wireless sensor networks, estimation problems using Kalman filtering, and multiblock signal processing applications, illustrating how VaRTOS can increase application quality while maintaining lifetime requirements. Knobs in VaRTOS represent flexible notions of elasticity-we make the assumption in this work that they have a linear relationship with computational time, but in general the only assumption required is that an increase in knob value will increase utility. In other words, if more advanced modeling techniques are used, we can extend this notion of knobs to adapting many other system parameters, not just task frequency and duration. The VaRTOS architecture allows traditional, nonadaptive tasks to coexist with adaptable tasks, and it is therefore suitable for a large class of applications where a notion of elasticity in quality exists. Finally, all software developed in this project is open source and can be found at https://github.com/nesl/vartos.
